Friday, April 28, 2023

RF /Analog IC Design – Senior Manager/ Principal Engineer Silicon Labs. Payroll | 40 - 69 Lakh/Year INR | Onsite | Bangalore, Karnataka, India

Position

Computer Hardware Engineering

Description

RF /Analog IC Design – Senior Staff/ Senior Manager/ Principal Engineer:


What we’re looking for:

Employees will be working on state of art Wifi products design power amplifiers, LNA, Mixers, PLL's, ADC/DACs. Due to product applications, the focus/challenge will be on making these designs with very low power.

Learn more about our Wireless solutions here: https://www.silabs.com/products/wireless


Skills you’ll need:

  • Architecture of the blocks or signal chain.
  • Design and simulation of the blocks like LNA/Mixers/filters/PLLs/ADC/DAC/power amplifiers.
  • Owning the complete analog front-end and delivering this to SoC team.
  • Guide the layout engineer and so the post-layout verification


Preferred Skills

  • Proficiency in Cadence Design Environment for Analog, Mixed-Signal and RF designs (Cadence Analog Artist, Cadence Virtuoso, SpectreRF, Assura, NCSim).
  • Prior experience in designing the following in CMOS (0.13u or lower geometries)
  • LO Dividers, mixers, LO buffers.
  • Analog PLLs (Charge pump, PFD, Loop-filter, Delta-sigma),Digital PLLs (TDC, Digital loop-filter),Polar modulators,Oscillators.
  • Continuous time and/or discrete time (switched cap) analog blocks (high linearity and low-noise Filters, analog amplifier stages, voltage references, linear regulators, etc.)
  • Calibration circuits for compensating process/voltage/temperature variations L-C VCOs, L-C DCOs, DCROs
  • Prior Experience in silicon bring-up and characterization using digital, analog and RF test-equipment.
  • Scripting in Skill, Ocean, Perl, Unix Shell, etc.


Education and/or Experience: 

  • MS/MSc/Ph.D in Electrical Engineering



No comments:

Post a Comment